 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| Features * High Performance, Low Power AVR(R) 8-Bit Microcontroller * Advanced RISC Architecture - 130 Powerful Instructions - Most Single Clock Cycle Execution - 32 x 8 General Purpose Working Registers - Fully Static Operation - Up to 16 MIPS Throughput at 16 MHz - On-Chip 2-cycle Multiplier Non-volatile Program and Data Memories - 16K bytes of In-System Self-Programmable Flash Endurance: 10,000 Write/Erase Cycles - Optional Boot Code Section with Independent Lock Bits In-System Programming by On-chip Boot Program True Read-While-Write Operation - 512 bytes EEPROM Endurance: 100,000 Write/Erase Cycles - 1K byte Internal SRAM - Programming Lock for Software Security JTAG (IEEE std. 1149.1 compliant) Interface - Boundary-scan Capabilities According to the JTAG Standard - Extensive On-chip Debug Support - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface Peripheral Features - 4 x 25 Segment LCD Driver - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode - Real Time Counter with Separate Oscillator - Four PWM Channels - 8-channel, 10-bit ADC - Programmable Serial USART - Master/Slave SPI Serial Interface - Universal Serial Interface with Start Condition Detector - Programmable Watchdog Timer with Separate On-chip Oscillator - On-chip Analog Comparator - Interrupt and Wake-up on Pin Change Special Microcontroller Features - Power-on Reset and Programmable Brown-out Detection - Internal Calibrated Oscillator - External and Internal Interrupt Sources - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby I/O and Packages - 53 Programmable I/O Lines - 64-lead TQFP and 64-pad MLF Operating Voltage: - 1.8 - 5.5V for ATMEGA169V - 2.7 - 5.5V for ATMEGA169L - 4.5 - 5.5V for ATMEGA169 Temperature range: - -40C to 85C Industrial * * * 8-bit Microcontroller with 16K Bytes In-System Programmable Flash ATMEGA169V ATMEGA169L ATMEGA169 Preliminary Summary * * * * 2514JS-AVR-12/03 Note: This is a summary document. A complete document is available on our Web site at www.atmel.com. Features (Continued) * Speed Grade: - 0 - 1 MHz for ATMEGA169V - 0 - 8 MHz for ATMEGA169L - 0 - 16 MHz for ATMEGA169 * Ultra-Low Power Consumption - Active Mode: 1 MHz, 1.8V: 400A 32 kHz, 1.8V: 20A (including Oscillator) 32 kHz, 1.8V: 40A (including Oscillator and LCD) - Power-down Mode: 0.5A at 1.8V Pin Configurations Figure 1. Pinout ATMEGA169 PF5 (ADC5/TMS) PF6 (ADC6/TDO) PF4 (ADC4/TCK) PF7 (ADC7/TDI) PA0 (COM0) PA1 (COM1) 50 61 60 59 58 57 56 55 54 53 52 51 64 63 62 49 48 PA3 (COM3) 47 PA4 (SEG0) 46 PA5 (SEG1) 45 PA6 (SEG2) 44 PA7 (SEG3) 43 PG2 (SEG4) 42 PC7 (SEG5) 41 PC6 (SEG6) 40 PC5 (SEG7) 39 PC4 (SEG8) 38 PC3 (SEG9) 37 PC2 (SEG10) 36 PC1 (SEG11) 35 PC0 (SEG12) 34 33 PG1 (SEG13) PG0 (SEG14) LCDCAP (RXD/PCINT0) PE0 (TXD/PCINT1) PE1 (XCK/AIN0/PCINT2) PE2 (AIN1/PCINT3) PE3 (USCK/SCL/PCINT4) PE4 (DI/SDA/PCINT5) PE5 (DO/PCINT6) PE6 (CLKO/PCINT7) PE7 (SS/PCINT8) PB0 (SCK/PCINT9) PB1 (MOSI/PCINT10) PB2 (MISO/PCINT11) PB3 (OC0A/PCINT12) PB4 (OC1A/PCINT13) PB5 (OC1B/PCINT14) PB6 1 2 INDEX CORNER 3 4 5 6 7 8 9 10 11 12 13 14 15 16 ATMEGA169 GND 22 (TOSC2) XTAL2 23 (TOSC1) XTAL1 24 (ICP1/SEG22) PD0 25 (INT0/SEG21) PD1 26 (SEG20) PD2 27 (SEG19) PD3 28 (OC2A/PCINT15) PB7 17 (T1/SEG24) PG3 18 (T0/SEG23) PG4 19 (SEG18) PD4 29 RESET 20 VCC 21 (SEG17) PD5 30 (SEG16) PD6 31 Disclaimer Typical values contained in this datasheet are based on simulations and characterization of other AVR microcontrollers manufactured on the same process technology. Min and Max values will be available after the device is characterized. 2 ATMEGA169V/L 2514JS-AVR-12/03 (SEG15) PD7 32 PA2 (COM2) PF0 (ADC0) PF1 (ADC1) PF2 (ADC2) PF3 (ADC3) AVCC AREF GND GND VCC ATMEGA169V/L Overview The ATMEGA169 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATMEGA169 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. Block Diagram Figure 2. Block Diagram PF0 - PF7 PA0 - PA7 PC0 - PC7 VCC GND PORTF DRIVERS PORTA DRIVERS PORTC DRIVERS DATA REGISTER PORTF DATA DIR. REG. PORTF DATA REGISTER PORTA DATA DIR. REG. PORTA DATA REGISTER PORTC DATA DIR. REG. PORTC 8-BIT DATA BUS AVCC ADC AREF INTERNAL OSCILLATOR CALIB. OSC OSCILLATOR JTAG TAP PROGRAM COUNTER STACK POINTER WATCHDOG TIMER TIMING AND CONTROL LCD CONTROLLER/ DRIVER ON-CHIP DEBUG PROGRAM FLASH SRAM MCU CONTROL REGISTER BOUNDARYSCAN INSTRUCTION REGISTER GENERAL PURPOSE REGISTERS X Y Z TIMER/ COUNTERS PROGRAMMING LOGIC INSTRUCTION DECODER INTERRUPT UNIT RESET CONTROL LINES ALU EEPROM AVR CPU STATUS REGISTER USART UNIVERSAL SERIAL INTERFACE SPI ANALOG COMPARATOR DATA REGISTER PORTE DATA DIR. REG. PORTE DATA REGISTER PORTB DATA DIR. REG. PORTB DATA REGISTER PORTD DATA DIR. REG. PORTD DATA REG. PORTG XTAL1 XTAL2 DATA DIR. REG. PORTG + - PORTE DRIVERS PORTB DRIVERS PORTD DRIVERS PORTG DRIVERS PE0 - PE7 PB0 - PB7 PD0 - PD7 PG0 - PG4 3 2514JS-AVR-12/03 The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. The ATMEGA169 provides the following features: 16K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes EEPROM, 1K byte SRAM, 53 general purpose I/O lines, 32 general purpose working registers, a JTAG interface for Boundary-scan, On-chip Debugging support and programming, a complete On-chip LCD controller with internal step-up voltage, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, Universal Serial Interface with Start Condition Detector, an 8-channel, 10-bit ADC, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Powerdown mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer and the LCD controller continues to run, allowing the user to maintain a timer base and operate the LCD display while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer, LCD controller and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption. The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional non-volatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATMEGA169 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The ATMEGA169 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits. 4 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Pin Descriptions VCC GND Port A (PA7..PA0) Digital supply voltage. Ground. Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port A also serves the functions of various special features of the ATMEGA169 as listed on page 59. Port B (PB7..PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B has better driving capabilities than the other ports. Port B also serves the functions of various special features of the ATMEGA169 as listed on page 60. Port C (PC7..PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port C also serves the functions of special features of the ATMEGA169 as listed on page 63. Port D (PD7..PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATMEGA169 as listed on page 65. Port E (PE7..PE0) Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port E also serves the functions of various special features of the ATMEGA169 as listed on page 67. Port F (PF7..PF0) Port F serves as the analog inputs to the A/D Converter. Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output 5 2514JS-AVR-12/03 buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs. Port F also serves the functions of the JTAG interface. Port G (PG4..PG0) Port G is a 5-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port G also serves the functions of various special features of the ATMEGA169 as listed on page 67. RESET Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 16 on page 37. Shorter pulses are not guaranteed to generate a reset. Input to the inverting Oscillator amplifier and input to the internal clock operating circuit. Output from the inverting Oscillator amplifier. AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter. This is the analog reference pin for the A/D Converter. XTAL1 XTAL2 AVCC AREF 6 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Register Summary Address (0xFF) (0xFE) (0xFD) (0xFC) (0xFB) (0xFA) (0xF9) (0xF8) (0xF7) (0xF6) (0xF5) (0xF4) (0xF3) (0xF2) (0xF1) (0xF0) (0xEF) (0xEE) (0xED) (0xEC) (0xEB) (0xEA) (0xE9) (0xE8) (0xE7) (0xE6) (0xE5) (0xE4) (0xE3) (0xE2) (0xE1) (0xE0) (0xDF) (0xDE) (0xDD) (0xDC) (0xDB) (0xDA) (0xD9) (0xD8) (0xD7) (0xD6) (0xD5) (0xD4) (0xD3) (0xD2) (0xD1) (0xD0) (0xCF) (0xCE) (0xCD) (0xCC) (0xCB) (0xCA) (0xC9) (0xC8) (0xC7) (0xC6) (0xC5) (0xC4) (0xC3) (0xC2) (0xC1) (0xC0) Name Reserved LCDDR18 LCDDR17 LCDDR16 LCDDR15 Reserved LCDDR13 LCDDR12 LCDDR11 LCDDR10 Reserved LCDDR8 LCDDR7 LCDDR6 LCDDR5 Reserved LCDDR3 LCDDR2 LCDDR1 LCDDR0 Reserved Reserved Reserved Reserved LCDCCR LCDFRR LCDCRB LCDCRA Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved UDR UBRRH UBRRL Reserved UCSRC UCSRB UCSRA Bit 7 - - SEG323 SEG315 SEG307 - - SEG223 SEG215 SEG207 - - SEG123 SEG115 SEG107 - - SEG023 SEG015 SEG007 - - - - - - LCDCS LCDEN - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 6 - - SEG322 SEG314 SEG306 - - SEG222 SEG214 SEG206 - - SEG122 SEG114 SEG106 - - SEG022 SEG014 SEG006 - - - - - LCDPS2 LCD2B LCDAB - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 5 - - SEG321 SEG313 SEG305 - - SEG221 SEG213 SEG205 - - SEG121 SEG113 SEG105 - - SEG021 SEG013 SEG005 - - - - - LCDPS1 LCDMUX1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 4 - - SEG320 SEG312 SEG304 - - SEG220 SEG212 SEG204 - - SEG120 SEG112 SEG104 - - SEG020 SEG012 SEG004 - - - - - LCDPS0 LCDMUX0 LCDIF - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 3 - - SEG319 SEG311 SEG303 - - SEG219 SEG211 SEG203 - - SEG119 SEG111 SEG103 - - SEG019 SEG011 SEG003 - - - - LCDCC3 - - LCDIE - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 2 - - SEG318 SEG310 SEG302 - - SEG218 SEG210 SEG202 - - SEG118 SEG110 SEG102 - - SEG018 SEG010 SEG002 - - - - LCDCC2 LCDCD2 LCDPM2 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 1 - - SEG317 SEG309 SEG301 - - SEG217 SEG209 SEG201 - - SEG117 SEG109 SEG101 - - SEG017 SEG09 SEG001 - - - - LCDCC1 LCDCD1 LCDPM1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Bit 0 - SEG324 SEG316 SEG308 SEG300 - SEG224 SEG216 SEG208 SEG200 - SEG124 SEG116 SEG108 SEG100 - SEG024 SEG016 SEG008 SEG000 - - - - LCDCC0 LCDCD0 LCDPM0 LCDBL - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Page 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 224 222 220 220 USART I/O Data Register USART Baud Rate Register High USART Baud Rate Register Low - - RXCIE RXC - UMSEL TXCIE TXC - UPM1 UDRIE UDRE - UPM0 RXEN FE - USBS TXEN DOR - UCSZ1 UCSZ2 UPE - UCSZ0 RXB8 U2X - UCPOL TXB8 MPCM 169 173 173 169 169 169 7 2514JS-AVR-12/03 Address (0xBF) (0xBE) (0xBD) (0xBC) (0xBB) (0xBA) (0xB9) (0xB8) (0xB7) (0xB6) (0xB5) (0xB4) (0xB3) (0xB2) (0xB1) (0xB0) (0xAF) (0xAE) (0xAD) (0xAC) (0xAB) (0xAA) (0xA9) (0xA8) (0xA7) (0xA6) (0xA5) (0xA4) (0xA3) (0xA2) (0xA1) (0xA0) (0x9F) (0x9E) (0x9D) (0x9C) (0x9B) (0x9A) (0x99) (0x98) (0x97) (0x96) (0x95) (0x94) (0x93) (0x92) (0x91) (0x90) (0x8F) (0x8E) (0x8D) (0x8C) (0x8B) (0x8A) (0x89) (0x88) (0x87) (0x86) (0x85) (0x84) (0x83) (0x82) (0x81) (0x80) (0x7F) (0x7E) Name Reserved Reserved Reserved Reserved Reserved USIDR USISR USICR Reserved ASSR Reserved Reserved OCR2A TCNT2 Reserved TCCR2A Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved OCR1BH OCR1BL OCR1AH OCR1AL ICR1H ICR1L TCNT1H TCNT1L Reserved TCCR1C TCCR1B TCCR1A DIDR1 DIDR0 Bit 7 - - - - - USISIF USISIE - - - - Bit 6 - - - - - USIOIF USIOIE - - - Bit 5 - - - - - USIPF USIWM1 - - - - Bit 4 - - - - - USIDC USIWM0 - EXCLK - - Bit 3 - - - - - Bit 2 - - - - - USICNT2 USICS0 - TCN2UB - - Bit 1 - - - - - USICNT1 USICLK - OCR2UB - - Bit 0 - - - - - Page USI Data Register USICNT3 USICS1 - AS2 - - USICNT0 USITC - TCR2UB - - 184 185 186 138 Timer/Counter2 Output Compare Register A Timer/Counter2 (8-bit) - FOC2A - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - WGM20 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - COM2A1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - COM2A0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - WGM21 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - CS22 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - CS21 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - CS20 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 137 137 135 Timer/Counter1 - Output Compare Register B High Byte Timer/Counter1 - Output Compare Register B Low Byte Timer/Counter1 - Output Compare Register A High Byte Timer/Counter1 - Output Compare Register A Low Byte Timer/Counter1 - Input Capture Register High Byte Timer/Counter1 - Input Capture Register Low Byte Timer/Counter1 - Counter Register High Byte Timer/Counter1 - Counter Register Low Byte - FOC1A ICNC1 COM1A1 - ADC7D - FOC1B ICES1 COM1A0 - ADC6D - - - COM1B1 - ADC5D - - WGM13 COM1B0 - ADC4D - - WGM12 - - ADC3D - - CS12 - - ADC2D - - CS11 WGM11 AIN1D ADC1D - - CS10 WGM10 AIN0D ADC0D 121 121 121 121 122 122 121 121 120 119 117 191 209 8 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Address (0x7D) (0x7C) (0x7B) (0x7A) (0x79) (0x78) (0x77) (0x76) (0x75) (0x74) (0x73) (0x72) (0x71) (0x70) (0x6F) (0x6E) (0x6D) (0x6C) (0x6B) (0x6A) (0x69) (0x68) (0x67) (0x66) (0x65) (0x64) (0x63) (0x62) (0x61) (0x60) 0x3F (0x5F) 0x3E (0x5E) 0x3D (0x5D) 0x3C (0x5C) 0x3B (0x5B) 0x3A (0x5A) 0x39 (0x59) 0x38 (0x58) 0x37 (0x57) 0x36 (0x56) 0x35 (0x55) 0x34 (0x54) 0x33 (0x53) 0x32 (0x52) 0x31 (0x51) 0x30 (0x50) 0x2F (0x4F) 0x2E (0x4E) 0x2D (0x4D) 0x2C (0x4C) 0x2B (0x4B) 0x2A (0x4A) 0x29 (0x49) 0x28 (0x48) 0x27 (0x47) 0x26 (0x46) 0x25 (0x45) 0x24 (0x44) 0x23 (0x43) 0x22 (0x42) 0x21 (0x41) 0x20 (0x40) 0x1F (0x3F) 0x1E (0x3E) 0x1D (0x3D) 0x1C (0x3C) Name Reserved ADMUX ADCSRB ADCSRA ADCH ADCL Reserved Reserved Reserved Reserved Reserved Reserved Reserved TIMSK2 TIMSK1 TIMSK0 Reserved PCMSK1 PCMSK0 Reserved EICRA Reserved Reserved OSCCAL Reserved Reserved Reserved Reserved CLKPR WDTCR SREG SPH SPL Reserved Reserved Reserved Reserved Reserved SPMCSR Reserved MCUCR MCUSR SMCR Reserved OCDR ACSR Reserved SPDR SPSR SPCR GPIOR2 GPIOR1 Reserved Reserved OCR0A TCNT0 Reserved TCCR0A GTCCR EEARH EEARL EEDR EECR GPIOR0 EIMSK EIFR Bit 7 - REFS1 - ADEN Bit 6 - REFS0 ACME ADSC Bit 5 - ADLAR - ADATE Bit 4 - MUX4 - ADIF Bit 3 - MUX3 - ADIE Bit 2 - MUX2 ADTS2 ADPS2 Bit 1 - MUX1 ADTS1 ADPS1 Bit 0 - MUX0 ADTS0 ADPS0 Page 205 189, 209 207 208 208 ADC Data Register High byte ADC Data Register Low byte - - - - - - - - - - - PCINT15 PCINT7 - - - - - - - - CLKPCE - I SP15 SP7 - - - - - - - - - - - PCINT14 PCINT6 - - - - - - - - - - T SP14 SP6 - - - - - - - - ICIE1 - - PCINT13 PCINT5 - - - - - - - - - - H SP13 SP5 - - - - - - - - - - - PCINT12 PCINT4 - - - - - - - - - WDCE S SP12 SP4 - - - - - - - - - - - PCINT11 PCINT3 - - - - - - - - CLKPS3 WDE V SP11 SP3 - - - - - - - - OCIE1B - - PCINT10 PCINT2 - - - - - - - - CLKPS2 WDP2 N SP10 SP2 - - - - - - - OCIE2A OCIE1A OCIE0A - PCINT9 PCINT1 - ISC01 - - - - - - CLKPS1 WDP1 Z SP9 SP1 - - - - - - - TOIE2 TOIE1 TOIE0 - PCINT8 PCINT0 - ISC00 - - 140 122 92 78 78 76 Oscillator Calibration Register - - - - CLKPS0 WDP0 C SP8 SP0 28 30 43 9 11 11 SPMIE - JTD - - - IDRD/OCD ACD - SPIF SPIE RWWSB - - - - - OCDR6 ACBG - WCOL SPE - - - - - - OCDR5 ACO - - DORD RWWSRE - PUD JTRF - - OCDR4 ACI - - MSTR BLBSET - - WDRF SM2 - OCDR3 ACIE - PGWRT - - BORF SM1 - OCDR2 ACIC - - CPHA PGERS - IVSEL EXTRF SM0 - OCDR1 ACIS1 - - SPR1 SPMEN - IVCE PORF SE - OCDR0 ACIS0 - 257 236 236 32 231 189 149 SPI Data Register - CPOL SPI2X SPR0 149 147 22 22 General Purpose I/O Register 2 General Purpose I/O Register 1 - - - - - - - - - - - - - - - - Timer/Counter0 Output Compare Register A Timer/Counter0 (8 Bit) - FOC0A TSM - - WGM00 - - - COM0A1 - - - COM0A0 - - - WGM01 - - - CS02 - - - CS01 PSR2 - - CS00 PSR10 EEAR8 92 91 89 94 18 18 18 EEPROM Address Register Low Byte EEPROM Data Register - PCIE1 PCIF1 - PCIE0 PCIF0 - - - - - - EERIE - - EEMWE - - EEWE - - EERE INT0 INTF0 General Purpose I/O Register 0 18 22 77 77 9 2514JS-AVR-12/03 Address 0x1B (0x3B) 0x1A (0x3A) 0x19 (0x39) 0x18 (0x38) 0x17 (0x37) 0x16 (0x36) 0x15 (0x35) 0x14 (0x34) 0x13 (0x33) 0x12 (0x32) 0x11 (0x31) 0x10 (0x30) 0x0F (0x2F) 0x0E (0x2E) 0x0D (0x2D) 0x0C (0x2C) 0x0B (0x2B) 0x0A (0x2A) 0x09 (0x29) 0x08 (0x28) 0x07 (0x27) 0x06 (0x26) 0x05 (0x25) 0x04 (0x24) 0x03 (0x23) 0x02 (0x22) 0x01 (0x21) 0x00 (0x20) Name Reserved Reserved Reserved Reserved TIFR2 TIFR1 TIFR0 PORTG DDRG PING PORTF DDRF PINF PORTE DDRE PINE PORTD DDRD PIND PORTC DDRC PINC PORTB DDRB PINB PORTA DDRA PINA Bit 7 - - - - - - - - - - PORTF7 DDF7 PINF7 PORTE7 DDE7 PINE7 PORTD7 DDD7 PIND7 PORTC7 DDC7 PINC7 PORTB7 DDB7 PINB7 PORTA7 DDA7 PINA7 Bit 6 - - - - - - - - - - PORTF6 DDF6 PINF6 PORTE6 DDE6 PINE6 PORTD6 DDD6 PIND6 PORTC6 DDC6 PINC6 PORTB6 DDB6 PINB6 PORTA6 DDA6 PINA6 Bit 5 - - - - - ICF1 - - - PING5 PORTF5 DDF5 PINF5 PORTE5 DDE5 PINE5 PORTD5 DDD5 PIND5 PORTC5 DDC5 PINC5 PORTB5 DDB5 PINB5 PORTA5 DDA5 PINA5 Bit 4 - - - - - - - PORTG4 DDG4 PING4 PORTF4 DDF4 PINF4 PORTE4 DDE4 PINE4 PORTD4 DDD4 PIND4 PORTC4 DDC4 PINC4 PORTB4 DDB4 PINB4 PORTA4 DDA4 PINA4 Bit 3 - - - - - - - PORTG3 DDG3 PING3 PORTF3 DDF3 PINF3 PORTE3 DDE3 PINE3 PORTD3 DDD3 PIND3 PORTC3 DDC3 PINC3 PORTB3 DDB3 PINB3 PORTA3 DDA3 PINA3 Bit 2 - - - - - OCF1B - PORTG2 DDG2 PING2 PORTF2 DDF2 PINF2 PORTE2 DDE2 PINE2 PORTD2 DDD2 PIND2 PORTC2 DDC2 PINC2 PORTB2 DDB2 PINB2 PORTA2 DDA2 PINA2 Bit 1 - - - - OCF2A OCF1A OCF0A PORTG1 DDG1 PING1 PORTF1 DDF1 PINF1 PORTE1 DDE1 PINE1 PORTD1 DDD1 PIND1 PORTC1 DDC1 PINC1 PORTB1 DDB1 PINB1 PORTA1 DDA1 PINA1 Bit 0 - - - - TOV2 TOV1 TOV0 PORTG0 DDG0 PING0 PORTF0 DDF0 PINF0 PORTE0 DDE0 PINE0 PORTD0 DDD0 PIND0 PORTC0 DDC0 PINC0 PORTB0 DDB0 PINB0 PORTA0 DDA0 PINA0 Page 141 123 92 75 75 75 74 74 75 74 74 74 74 74 74 73 73 74 73 73 73 73 73 73 Note: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 2. I/O Registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. 3. Some of the Status Flags are cleared by writing a logical one to them. Note that, unlike most other AVRs, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such Status Flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only. 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The ATMEGA169 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used. 10 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Instruction Set Summary Mnemonics ADD ADC ADIW SUB SUBI SBC SBCI SBIW AND ANDI OR ORI EOR COM NEG SBR CBR INC DEC TST CLR SER MUL MULS MULSU FMUL FMULS FMULSU RJMP IJMP JMP RCALL ICALL CALL RET RETI CPSE CP CPC CPI SBRC SBRS SBIC SBIS BRBS BRBC BREQ BRNE BRCS BRCC BRSH BRLO BRMI BRPL BRGE BRLT BRHS BRHC BRTS BRTC BRVS BRVC Rd,Rr Rd,Rr Rd,Rr Rd,K Rr, b Rr, b P, b P, b s, k s, k k k k k k k k k k k k k k k k k k k k Operands Rd, Rr Rd, Rr Rdl,K Rd, Rr Rd, K Rd, Rr Rd, K Rdl,K Rd, Rr Rd, K Rd, Rr Rd, K Rd, Rr Rd Rd Rd,K Rd,K Rd Rd Rd Rd Rd Rd, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Rr Rd, Rr k Add two Registers Description Rd Rd + Rr Operation Flags Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,H Z,C,N,V,S Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,C,N,V Z,C,N,V,H Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V Z,N,V None Z,C Z,C Z,C Z,C Z,C Z,C None None None None None None None I None Z, N,V,C,H Z, N,V,C,H Z, N,V,C,H None None None None None None None None None None None None None None None None None None None None None None #Clocks 1 1 2 1 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 3 3 3 4 4 4 1/2/3 1 1 1 1/2/3 1/2/3 1/2/3 1/2/3 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 1/2 ARITHMETIC AND LOGIC INSTRUCTIONS Add with Carry two Registers Add Immediate to Word Subtract two Registers Subtract Constant from Register Subtract with Carry two Registers Subtract with Carry Constant from Reg. Subtract Immediate from Word Logical AND Registers Logical AND Register and Constant Logical OR Registers Logical OR Register and Constant Exclusive OR Registers One's Complement Two's Complement Set Bit(s) in Register Clear Bit(s) in Register Increment Decrement Test for Zero or Minus Clear Register Set Register Multiply Unsigned Multiply Signed Multiply Signed with Unsigned Fractional Multiply Unsigned Fractional Multiply Signed Fractional Multiply Signed with Unsigned Relative Jump Indirect Jump to (Z) Direct Jump Relative Subroutine Call Indirect Call to (Z) Direct Subroutine Call Subroutine Return Interrupt Return Compare, Skip if Equal Compare Compare with Carry Compare Register with Immediate Skip if Bit in Register Cleared Skip if Bit in Register is Set Skip if Bit in I/O Register Cleared Skip if Bit in I/O Register is Set Branch if Status Flag Set Branch if Status Flag Cleared Branch if Equal Branch if Not Equal Branch if Carry Set Branch if Carry Cleared Branch if Same or Higher Branch if Lower Branch if Minus Branch if Plus Branch if Greater or Equal, Signed Branch if Less Than Zero, Signed Branch if Half Carry Flag Set Branch if Half Carry Flag Cleared Branch if T Flag Set Branch if T Flag Cleared Branch if Overflow Flag is Set Branch if Overflow Flag is Cleared Rd Rd + Rr + C Rdh:Rdl Rdh:Rdl + K Rd Rd - Rr Rd Rd - K Rd Rd - Rr - C Rd Rd - K - C Rdh:Rdl Rdh:Rdl - K Rd Rd * Rr Rd Rd * K Rd Rd v Rr Rd Rd v K Rd Rd Rr Rd 0xFF - Rd Rd 0x00 - Rd Rd Rd v K Rd Rd * (0xFF - K) Rd Rd + 1 Rd Rd - 1 Rd Rd * Rd Rd Rd Rd Rd 0xFF R1:R0 Rd x Rr R1:R0 Rd x Rr R1:R0 Rd x Rr 1 R1:R0 (Rd x Rr) << 1 R1:R0 (Rd x Rr) << 1 PC PC + k + 1 PC Z PC k PC PC + k + 1 PC Z PC k PC STACK PC STACK if (Rd = Rr) PC PC + 2 or 3 Rd - Rr Rd - Rr - C Rd - K if (Rr(b)=0) PC PC + 2 or 3 if (Rr(b)=1) PC PC + 2 or 3 if (P(b)=0) PC PC + 2 or 3 if (P(b)=1) PC PC + 2 or 3 if (SREG(s) = 1) then PCPC+k + 1 if (SREG(s) = 0) then PCPC+k + 1 if (Z = 1) then PC PC + k + 1 if (Z = 0) then PC PC + k + 1 if (C = 1) then PC PC + k + 1 if (C = 0) then PC PC + k + 1 if (C = 0) then PC PC + k + 1 if (C = 1) then PC PC + k + 1 if (N = 1) then PC PC + k + 1 if (N = 0) then PC PC + k + 1 if (N V= 0) then PC PC + k + 1 if (N V= 1) then PC PC + k + 1 if (H = 1) then PC PC + k + 1 if (H = 0) then PC PC + k + 1 if (T = 1) then PC PC + k + 1 if (T = 0) then PC PC + k + 1 if (V = 1) then PC PC + k + 1 if (V = 0) then PC PC + k + 1 R1:R0 (Rd x Rr) << BRANCH INSTRUCTIONS 11 2514JS-AVR-12/03 Mnemonics BRIE BRID SBI CBI LSL LSR ROL ROR ASR SWAP BSET BCLR BST BLD SEC CLC SEN CLN SEZ CLZ SEI CLI SES CLS SEV CLV SET CLT SEH CLH k k Operands Description Branch if Interrupt Enabled Branch if Interrupt Disabled Set Bit in I/O Register Clear Bit in I/O Register Logical Shift Left Logical Shift Right Rotate Left Through Carry Rotate Right Through Carry Arithmetic Shift Right Swap Nibbles Flag Set Flag Clear Bit Store from Register to T Bit load from T to Register Set Carry Clear Carry Set Negative Flag Clear Negative Flag Set Zero Flag Clear Zero Flag Global Interrupt Enable Global Interrupt Disable Set Signed Test Flag Clear Signed Test Flag Set Twos Complement Overflow. Clear Twos Complement Overflow Set T in SREG Clear T in SREG Set Half Carry Flag in SREG Clear Half Carry Flag in SREG Operation if ( I = 1) then PC PC + k + 1 if ( I = 0) then PC PC + k + 1 I/O(P,b) 1 I/O(P,b) 0 Rd(n+1) Rd(n), Rd(0) 0 Rd(n) Rd(n+1), Rd(7) 0 Rd(0)C,Rd(n+1) Rd(n),CRd(7) Rd(7)C,Rd(n) Rd(n+1),CRd(0) Rd(n) Rd(n+1), n=0..6 Rd(3..0)Rd(7..4),Rd(7..4)Rd(3..0) SREG(s) 1 SREG(s) 0 T Rr(b) Rd(b) T C1 C0 N1 N0 Z1 Z0 I1 I 0 S1 S0 V1 V0 T1 T0 H1 H0 Rd Rr Rd+1:Rd Rr+1:Rr Rd K Rd (X) Rd (X), X X + 1 X X - 1, Rd (X) Rd (Y) Rd (Y), Y Y + 1 Y Y - 1, Rd (Y) Rd (Y + q) Rd (Z) Rd (Z), Z Z+1 Z Z - 1, Rd (Z) Rd (Z + q) Rd (k) (X) Rr (X) Rr, X X + 1 X X - 1, (X) Rr (Y) Rr (Y) Rr, Y Y + 1 Y Y - 1, (Y) Rr (Y + q) Rr (Z) Rr (Z) Rr, Z Z + 1 Z Z - 1, (Z) Rr (Z + q) Rr (k) Rr R0 (Z) Rd (Z) Rd (Z), Z Z+1 (Z) R1:R0 Rd P P Rr STACK Rr Flags None None None None Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C C N N Z Z I I S S V V T T H H None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None None #Clocks 1/2 1/2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 3 3 3 1 1 2 BIT AND BIT-TEST INSTRUCTIONS P,b P,b Rd Rd Rd Rd Rd Rd s s Rr, b Rd, b DATA TRANSFER INSTRUCTIONS MOV MOVW LDI LD LD LD LD LD LD LDD LD LD LD LDD LDS ST ST ST ST ST ST STD ST ST ST STD STS LPM LPM LPM SPM IN OUT PUSH Rd, P P, Rr Rr Rd, Z Rd, Z+ Rd, Rr Rd, Rr Rd, K Rd, X Rd, X+ Rd, - X Rd, Y Rd, Y+ Rd, - Y Rd,Y+q Rd, Z Rd, Z+ Rd, -Z Rd, Z+q Rd, k X, Rr X+, Rr - X, Rr Y, Rr Y+, Rr - Y, Rr Y+q,Rr Z, Rr Z+, Rr -Z, Rr Z+q,Rr k, Rr Move Between Registers Copy Register Word Load Immediate Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Indirect Load Indirect and Post-Inc. Load Indirect and Pre-Dec. Load Indirect with Displacement Load Direct from SRAM Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Indirect Store Indirect and Post-Inc. Store Indirect and Pre-Dec. Store Indirect with Displacement Store Direct to SRAM Load Program Memory Load Program Memory Load Program Memory and Post-Inc Store Program Memory In Port Out Port Push Register on Stack 12 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Mnemonics POP NOP SLEEP WDR BREAK Operands Rd Description Pop Register from Stack No Operation Sleep Watchdog Reset Break Rd STACK Operation Flags None None #Clocks 2 1 1 1 N/A MCU CONTROL INSTRUCTIONS (see specific descr. for Sleep function) (see specific descr. for WDR/timer) For On-chip Debug Only None None None 13 2514JS-AVR-12/03 Ordering Information Speed (MHz) 1 8 16 Power Supply 1.8 - 5.5V 2.7 - 5.5V 4.5 - 5.5V Ordering Code ATMEGA169V-1AI ATMEGA169V-1MI ATMEGA169L-8AI ATMEGA169L-8MI ATMEGA169-16AI ATMEGA169-16MI Package 64A 64M1 64A 64M1 64A 64M1 Operation Range Industrial (-40C to 85C) Industrial (-40C to 85C) Industrial (-40C to 85C) Note: This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities. Package Type 64A 64M1 64-Lead, Thin (1.0 mm) Plastic Gull Wing Quad Flat Package (TQFP) 64-pad, 9 x 9 x 1.0 mm body, lead pitch 0.50 mm, Micro Lead Frame Package (MLF) 14 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Packaging Information 64A PIN 1 B PIN 1 IDENTIFIER e E1 E D1 D C 0~7 A1 L COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A1 A2 D D1 E MIN - 0.05 0.95 15.75 13.90 15.75 13.90 0.30 0.09 0.45 NOM - - 1.00 16.00 14.00 16.00 14.00 - - - 0.80 TYP MAX 1.20 0.15 1.05 16.25 14.10 16.25 14.10 0.45 0.20 0.75 Note 2 Note 2 NOTE A2 A Notes: 1. This package conforms to JEDEC reference MS-026, Variation AEB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10 mm maximum. E1 B C L e 10/5/2001 2325 Orchard Parkway San Jose, CA 95131 TITLE 64A, 64-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING NO. REV. 64A B R 15 2514JS-AVR-12/03 64M1 D Marked Pin# 1 ID E C TOP VIEW SEATING PLANE A1 A 0.08 C L D2 Pin #1 Corner SIDE VIEW 1 2 3 COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A1 b D D2 5.20 MIN 0.80 - 0.23 NOM 0.90 0.02 0.25 9.00 BSC 5.40 9.00 BSC 5.20 5.40 0.50 BSC 0.35 0.40 0.45 5.60 5.60 MAX 1.00 0.05 0.28 NOTE E2 b BOTTOM VIEW e E E2 e L Notes: 1. JEDEC Standard MO-220, Fig. 1, VMMD. 01/15/03 TITLE 2325 Orchard Parkway 64M1, 64-pad, 9 x 9 x 1.0 mm Body, Lead Pitch 0.50 mm San Jose, CA 95131 Micro Lead Frame Package (MLF) DRAWING NO. 64M1 REV. C R 16 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Errata ATMEGA169 Rev D * High serial resistance in the glass can result in dim segments on the LCD * IDCODE masks data from TDI input 2. High serial resistance in the glass can result in dim segments on the LCD Some display types with high serial resistance (>20 k) inside the glass can result in dim segments on the LCD Problem Fix/Workaround Add a 1 nF (0.47 - 1.5 nF) capacitor between each common pin and ground. 1. IDCODE masks data from TDI input The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR. Problem Fix / Workaround - - If ATMEGA169 is the only device in the scan chain, the problem is not visible. Select the Device ID Register of the ATMEGA169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATMEGA169 while reading the Device ID Registers of preceding devices of the boundary scan chain. If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATMEGA169 must be the fist device in the chain. - ATMEGA169 Rev C * * * * * High Current Consumption In Power Down when JTAGEN is Programmed LCD Contrast Control Some Data Combinations Can Result in Dim Segments on the LCD LCD Current Consumption IDCODE masks data from TDI input 5. High Current Consumption In Power Down when JTAGEN is Programmed The input buffer on TDO (PF6) is always enabled and the pull-up is always disabled when JTAG is programmed. This can leave the output floating. Problem Fix/Workaround Add external pull-up to PF6. Unprogram the JTAGEN Fuse before shipping out the end product. 4. LCD Contrast Control The contrast control is not working properly when using synchronous clock (chip clock) to obtain an LCD clock, and the chip clock is 125 kHz or faster. Problem Fix/Workaround Use a low chip clock frequency (32 kHz) or apply an external voltage to the LCDCAP pin. 3. Some Data Combinations Can Result in Dim Segments on the LCD All segments connected to a common plane might be dimmed (lower contrast) when a certain combination of data is displayed. Problem Fix/Workaround 17 2514JS-AVR-12/03 Default waveform: If there are any unused segment pins, loading one of these with a 1 nF capacitor and always write `0' to this segment eliminates the problem. Low power waveform: Add a 1 nF capacitor to each common pin. 2. LCD Current Consumption In an interval where VCC is within the range VLCD -0.2V to VLCD + 0.4V, the LCD current consumption is up to three times higher than expected. This will only be an issue in Power-save mode with the LCD running as the LCD current is negligible compared to the overall power consumption in all other modes of operation. Problem Fix/Workaround No known workaround. 1. IDCODE masks data from TDI input The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR. Problem Fix / Workaround - - If ATMEGA169 is the only device in the scan chain, the problem is not visible. Select the Device ID Register of the ATMEGA169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATMEGA169 while reading the Device ID Registers of preceding devices of the boundary scan chain. If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATMEGA169 must be the fist device in the chain. - ATMEGA169 Rev B * * * * * * * Internal Oscillator Runs at 4 MHz LCD Contrast Voltage is not Correct External Oscillator is Non-functional USART ADC Measures with Lower Accuracy than Specified Serial Downloading IDCODE masks data from TDI input 7. Internal Oscillator Runs at 4 MHz The Internal Oscillator runs at 4 MHz instead of the specified 8 MHz. Therefore, all Flash/EEPROM programming times are twice as long as specified. This includes Chip Erase, Byte programming, Page programming, Fuse programming, Lock bit programming, EEPROM write from the CPU, and Flash Self-Programming. For this reason, rev-B samples are shipped with the CKDIV8 Fuse unprogrammed. Problem Fix/Workaround If 8 MHz operation is required, apply an external clock (this will be fixed in rev. C). 6. LCD Contrast Voltage is not Correct The LCD contrast voltage between 1.8V and 3.1V is incorrect. When the VCC is between 1.8V and 3.1V, the LCD contrast voltage drops approx. 0.5V. The current consumption in this interval is higher than expected. Problem Fix/Workaround Contrast will be wrong, but display will still be readable, can be partly compensated for using the contrast control register (this will be fixed in rev. C). 18 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L 5. External Oscillator is Non-functional The external oscillator does not run with the setup described in the datasheet. Problem Fix/Workaround Use other clock source (this will be fixed in rev. C). Alternative Problem Fix/Workaround Adding a pull-down on XTAL1 will start the Oscillator. 4. USART Writing TXEN to zero during transmission causes the transmission to suddenly stop. The datasheet description tells that the transmission should complete before stopping the USART when TXEN is written to zero. Problem Fix/Workaround Ensure that the transmission is complete before writing TXEN to zero (this will be fixed in rev. C). 3. ADC Measures with Lower Accuracy than Specified The ADC does not work as intended. There is a positive offset in the result. Problem Fix/Workaround This will be fixed in rev. C. 2. Serial downloading When entering Serial Programming mode the second byte will not echo back as described in the Serial Programming algorithm. Problem Fix/Workaround Check if the third byte echoes back to ensure that the device is in Programming mode (this will be fixed in rev. C). 1. IDCODE masks data from TDI input The JTAG instruction IDCODE is not working correctly. Data to succeeding devices are replaced by all-ones during Update-DR. Problem Fix / Workaround - - If ATMEGA169 is the only device in the scan chain, the problem is not visible. Select the Device ID Register of the ATMEGA169 by issuing the IDCODE instruction or by entering the Test-Logic-Reset state of the TAP controller to read out the contents of its Device ID Register and possibly data from succeeding devices of the scan chain. Issue the BYPASS instruction to the ATMEGA169 while reading the Device ID Registers of preceding devices of the boundary scan chain. If the Device IDs of all devices in the boundary scan chain must be captured simultaneously, the ATMEGA169 must be the fist device in the chain. - 19 2514JS-AVR-12/03 Datasheet Change Log for ATMEGA169 Changes from Rev. 2514I-09/03 to Rev. 2514J-12/03 Changes from Rev. 2514H-05/03 to Rev. 2514I-09/03 Please note that the referring page numbers in this section are referring to this document. The referring revision in this section are referring to the document revision. 1. Updated "Calibrated Internal RC Oscillator" on page 27. 1. Removed "Advance Information" from the datasheet. 2. Removed AGND from Figure 2 on page 3 and added "System Clock Prescaler" to Figure 11 on page 23. 3. Updated Table 16 on page 37, Table 17 on page 39, Table 19 on page 41 and Table 40 on page 69. 4. Renamed and updated "On-chip Debug System" to "JTAG Interface and On-chip Debug System" on page 35. 5. Updated COM01:0 to COM0A1:0 in "Timer/Counter Control Register A - TCCR0A" on page 89 and COM21:0 to COM2A1:0 in "Timer/Counter Control Register A- TCCR2A" on page 135. 6. Updated "Test Access Port - TAP" on page 226 regarding JTAGEN. 7. Updated description for the JTD bit on page 236. 8. Added a note regarding JTAGEN fuse to Table 119 on page 268. 9. Updated Absolute Maximum Ratings* and DC Characteristics in "Electrical Characteristics" on page 298. 10. Updated "Errata" on page 17 and added a proposal for solving problems regarding the JTAG instruction IDCODE. Changes from Rev. 2514G-04/03 to Rev. 2514H-05/03 Changes from Rev. 2514F-04/03 to Rev. 2514G-04/03 1. Updated typo in Figure 145, Figure 165, and Figure 192. 1. Updated "ATMEGA169 Typical Characteristics - Preliminary Data" on page 304. 2. Updated typo in "Ordering Information" on page 14. 3. Updated Figure 45 on page 109, Table 18 on page 39, and Table 100 on page 233. Changes from Rev. 2514E-02/03 to Rev. 2514F-04/03 1. Renamed ICP to ICP1 in whole document. 2. Removed note on "Crystal Oscillator Operating Modes" on page 25. 20 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L 3. XTAL1/XTAL2 can be used as timer oscillator pins, described in chapter "Calibrated Internal RC Oscillator" on page 27. 4. Switching between prescaler settings in "Switching Time" on page 31. 5. Updated DC and ACD Characteristics in chapter "Electrical Characteristics" on page 298 are updated. Removed TBD's from Table 16 on page 37, Table 19 on page 41, Table 133 on page 300. 6. Updated Figure 22 on page 52, Figure 25 on page 57 and Figure 109 on page 238 regarding WRITE PINx REGISTER. 7. Updated "Alternate Functions of Port F" on page 69 regarding JTAG. 8. Replaced Timer0 Overflow with Timer/Counter0 Compare Match in "Universal Serial Interface - USI" on page 178. Also updated "Start Condition Detector" on page 184 and "USI Control Register - USICR" on page 186. 9. Updated Features for "Analog to Digital Converter" on page 192 and Table 88 on page 205. 10. Added notes on Figure 117 on page 259 and Table 118 on page 267. Changes from Rev. 2514D-01/03 to Rev. 2514E-02/03 1. Updated the section "Features" on page 1 with information regarding ATMEGA169 and ATMEGA169L. 2. Removed all references to the PG5 pin in Figure 1 on page 2, Figure 2 on page 3, "Port G (PG4..PG0)" on page 6, "Alternate Functions of Port G" on page 71, and "Register Description for I/O-Ports" on page 73. 3. Updated Table 118, "Extended Fuse Byte," on page 267. 4. Added Errata for "Datasheet Change Log for ATMEGA169" on page 20, including "Significant Data Sheet Changes". 5. Updated the "Ordering Information" on page 14 to include the new speed grade for ATMEGA169L and the new 16 MHz ATMEGA169. Changes from Rev. 2514C-11/02 to Rev. 2514D-01/03 1. Added TCK frequency limit in "Programming via the JTAG Interface" on page 285. 2. Added Chip Erase as a first step in "Programming the Flash" on page 295 and "Programming the EEPROM" on page 296. 3. Added the section "Unconnected Pins" on page 56. 4. Added tips on how to disable the OCD system in "On-chip Debug System" on page 35. 5. Corrected interrupt addresses. ADC and ANA_COMP had swapped places. 6. Improved the table in "SPI Timing Characteristics" on page 300 and removed the table in "SPI Serial Programming Characteristics" on page 285. 21 2514JS-AVR-12/03 7. Changed "will be ignored" to "must be written to zero" for unused Z-pointer bits in "Performing a Page Write" on page 260. 8. Corrected "LCD Frame Complete" to "LCD Start of Frame" in the LCDCRA Register description on page 220. 9. Changed OUT to STS and IN to LDS in USI code examples, and corrected fSCKmax . The USI I/O Registers are in the extended I/O space, so IN and OUT cannot be used. LDS and STS take one more cycle when executed, so fSCKmax had to be changed accordingly. 10. Removed TOSKON and TOSCK from Table 103 on page 239, and g10 and g20 from Figure 114 on page 241 and Table 105 on page 242, because these signals do not exist in boundary scan. 11. Changed from 4 to 16 MIPS and MHz in the device Features list. 12. Corrected Port A to Port F in "AVCC" on page 6 under "Pin Descriptions" on page 5. 13. Corrected 230.4 Mbps to 230.4 kbps in "Examples of Baud Rate Setting" on page 174. 14. Corrected placing of falling and rising XCK edges in Table 78, "UCPOL Bit Settings," on page 173. 15. Removed reference to Multipurpose Oscillator Application Note, which does not exist. 16. Corrected Number of Calibrated RC Oscillator Cycles in Table 1 on page 19 from 8,448 to 67,584. 17. Various minor Timer1 corrections. 18. Added information about PWM symmetry for Timer0 and Timer2. 19. Corrected the contents of DIDR0 and DIDR1. 20. Made all bit names in the LCDDR Registers unique by adding the COM number digit in front of the two digits already there, e.g. SEG304. 21. Changed Extended Standby to ADC Noise Reduction mode under "Asynchronous Operation of Timer/Counter2" on page 139. 22. Added note about Port B having better driving capabilities than the other ports. As a consequence the table, "DC Characteristics" on page 298 was corrected as well. 23. Added note under "Filling the Temporary Buffer (Page Loading)" on page 260 about writing to the EEPROM during an SPM page load. 24. Removed ADHSM completely. 25. Updated "Packaging Information" on page 15. 22 ATMEGA169V/L 2514JS-AVR-12/03 ATMEGA169V/L Changes from Rev. 2514B-09/02 to Rev. 2514C-11/02 1. Added "Errata" on page 17. 2. Added Information for the 64-pad MLF Package in "Ordering Information" on page 14 and "Packaging Information" on page 15. 3. Changed Temperature Range and Removed Industrial Ordering Codes in "Packaging Information" on page 15. Changes from Rev. 2514A-08/02 to Rev. 2514B-09/02 1. Changed the Endurance on the Flash to 10,000 Write/Erase Cycles. 23 2514JS-AVR-12/03 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Literature Requests www.atmel.com/literature Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems. (c) Atmel Corporation 2003. All rights reserved. Atmel (R) and combinations thereof, AVR(R), and AVR Studio (R) are the registered trademarks of Atmel Corporation or its subsidiaries. Microsoft (R), Windows(R), Windows NT(R), and Windows XP (R) are the registered trademarks of Microsoft Corporation. Other terms and product names may be the trademarks of others Printed on recycled paper. 2514JS-AVR-12/03 |
Price & Availability of ATMEGA169
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |